32-bit RISC Microcontroller

FR30 MB91101 Series

MB91101/MB91101A

DESCRIPTION

The MB91101 and MB91101A are a standard single-chip microcontroller constructed around the 32-bit RISC CPU (FR* family) core with abundant I/O resources and bus control functions optimized for high-performance/ high-speed CPU processing for embedded controller applications. To support the vast memory space accessed by the 32-bit CPU, the MB91101 and MB91101A normally operate in the external bus access mode and executes instructions on the internal 1 Kbyte cache memory and 2 Kbytes RAM for enhanced performance.

The MB91101 and MB91101A are optimized for applications requiring high-performance CPU processing such as navigation systems, high-performance FAXs and printer controllers.

*: FR Family stands for FUJITSU RISC controller.


■ FEATURES

FR CPU

- 32-bit RISC, load/store architecture, 5-stage pipeline
- Operating clock frequency: Internal 50 MHz/external 25 MHz (PLL used at source oscillation 12.5 MHz)
- General purpose registers: 32 bits × 16
- 16-bit fixed length instructions (basic instructions), 1 instruction/1 cycle
- Memory to memory transfer, bit processing, barrel shifter processing: Optimized for embedded applications
- Function entrance/exit instructions, multiple load/store instructions of register contents, instruction systems supporting high level languages

PACKAGES







- · Register interlock functions, efficient assembly language coding
- · Branch instructions with delay slots: Reduced overhead time in branch executions
- Internal multiplier/supported at instruction level
- Signed 32-bit multiplication: 5 cycles Signed 16-bit multiplication: 3 cycles
- Interrupt (push PC and PS): 6 cycles, 16 priority levels

External bus interface

- Clock doubler: Internal 50 MHz, external bus 25 MHz operation
- 25-bit address bus (32 Mbytes memory space)
- 8/16-bit data bus
- Basic external bus cycle: 2 clock cycles
- Chip select outputs for setting down to a minimum memory block size of 64 Kbytes: 6
- Interface supported for various memory technologies DRAM interface (area 4 and 5)
- Automatic wait cycle insertion: Flexible setting, from 0 to 7 for each area
- Unused data/address pins can be configured as input/output ports.
- Little endian mode supported (Select 1 area from area 1 to 5)

DRAM interface

- 2 banks independent control (area 4 and 5)
- Normal mode (double CAS DRAM)/high-speed page mode (single CAS DRAM)/Hyper DRAM
- Basic bus cycle: Normally 5 cycles, 2-cycle access possible in high-speed page mode
- Programmable waveform: Automatic 1-cycle wait insertion to RAS and CAS cycles
- DRAM refresh CBR refresh (interval time configurable by 6-bit timer) Self-refresh mode
- Supports 8/9/10/12-bit column address width
- 2CAS/1WE, 2WE/1CAS selective

Cache memory

- 1-Kbyte instruction cache memory
- 32 block/way, 4 entry(4 word)/block
- 2 way set associative
- · Lock function: For specific program code to be resident in cashe memory

DMA controller (DMAC)

- 8 channels
- Transfer incident/external pins/internal resource interrupt requests
- Transfer sequence: Step transfer/block transfer/burst transfer/continuous transfer
- Transfer data length: 8 bits/16 bits/32 bits selective
- NMI/interrupt request enables temporary stop operation.

UART

- 3 independent channels
- Full-duplex double buffer
- Data length: 7 bits to 9 bits (non-parity), 6 bits to 8 bits (parity)
- Asynchronous (start-stop system), CLK-synchronized communication selective
- Multi-processor mode
- Internal 16-bit timer (U-TIMER) operating as a proprietary baud rate generator: Generates any given baud rate
- External clock can be used as a transfer clock.
- Error detection: Parity, frame, overrun

(Continued)

10-bit A/D converter (successive approximation conversion type)

- 10-bit resolution, 4 channels
- Successive approximation type: Conversion time of 5.6 μs at 25 MHz
- Internal sample and hold circuit
- Conversion mode: Single conversion/scanning conversion/repeated conversion/stop conversion selective
- Start: Software/external trigger/internal timer selective

16-bit reload timer

- 3 channels
- Internal clock: 2 clock cycle resolution, divide by 2/8/32 selective

Other interval timers

- 16-bit timer: 3 channels (U-TIMER)
- PWM timer: 4 channels
- Watchdog timer: 1 channel

Bit search module

First bit transition "1" or "0" from MSB can be detected in 1 cycle.


Interrupt controller

- External interrupt input: Non-maskable interrupt (NMI), normal interrupt × 4 (INT0 to INT3)
- Internal interrupt incident:UART, DMA controller (DMAC), A/D converter, U-TIMER and delayed interrupt module
- Priority levels of interrupts are programmable except for non-maskable interrupt (in 16 steps).


Others

- Reset cause: Power-on reset/hardware standby/watchdog timer/software reset/external reset
- Low-power consumption mode: Sleep mode/stop mode
- Clock control
 - Gear function: Operating clocks for CPU and peripherals are independently selective. Gear clock can be selected from 1/1, 1/2, 1/4 and 1/8 (or 1/2, 1/4, 1/8 and 1/16). However, operating frequency for peripherals is less than 25 MHz.
- Packages: LQFP-100 and QFP-100
- CMOS technology (0.35 μm)
- · Power supply voltage
 - 5 V: CPU power supply 5.0 V ±10% (internal regulator)
 - A/D power supply 2.7 V to 3.6 V
 - 3 V: CPU power supply 2.7 V to 3.6 V (without internal regulator) A/D power supply 2.7 V to 3.6 V

PIN ASSIGNMENT







■ PIN DESCRIPTION

Pin	no.	D:	Circuit		Decerintian			
LQFP*1	QFP*2	Pin name	type	Description				
		D16 to D23		Bit 16 to bit 23 of e	external data bus			
25 to 32	28 to 35	P20 to P27	С	Can be configured as I/O ports when external data bus width is set to 8-bit.				
33 to 39, 41	36 to 42, 44	D24 to D30, D31	С	Bit 24 to bit 31 of e	external data bus			
42, 44 to 58	45, 47 to 61	A00, A01 to A15	F	Bit 00 to bit 15 of e	external address bus			
59 to 64, 66,	62 to 67, 69,	A16 to A21, A22, A23	F	Bit 16 to bit 23 of e	external address bus			
67	70 70	P60 to P65, P66, P67		Can be configured	as I/O ports when n	ot used as address bus.		
		A24		Bit 24 of external a	address bus			
68	71	EOP0	L	Can be configured as DMAC EOP output (ch. 0) when DMAC EOP output is enabled.				
19	22	RDY	С	External ready input Inputs "0" when bus cycle is being executed and not complete				
	-	P80	1	Can be configured	as a port when RDY	' is not used.		
20	23	BGRNT	F	External bus release acknowledge output Outputs "L" level when external bus is released.				
	-	P81		Can be configured	l as a port when BGR	RNT is not used.		
21	24	BRQ	С	External bus releat Inputs "1" when re	se request input lease of external bus	is required.		
	-	P82		Can be configured	l as a port when BRC) is not used.		
22	25	RD	L	Read strobe output	ut pin for external bus	; ;		
23	26	WRO	L	Write strobe output pin for external bus Relation between control signals and effective byte locations is as follows:				
					16-bit bus width	8-bit bus width		
				D15 to D08	WR0	WR0		
		27 WR1		D07 to D00	WR1	(I/O port enabled)		
24	27		F	WR1 is High-Z du Attach an external width.	ring resetting. pull-up resister wher	n using at 16-bit bus		
	-	P85	+	Can be configured	as a port when WR1	is not used.		

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin	no.	D:	Circuit type	Description	
LQFP*1	QFP*2	Pin name		Description	
11	14	CS0	L	Chip select 0 output ("L" active)	
10	10	CS1	- F	Chip select 1 output ("L" active)	
10	13	PA1		Can be configured as a port when $\overline{CS1}$ is not used.	
9	12	CS2	- F	Chip select 2 output ("L" active)	
9	12	PA2		Can be configured as a port when $\overline{CS2}$ is not used.	
		CS3		Chip select 3 output ("L" active)	
		PA3		Can be configured as a port when $\overline{CS3}$ and EOP1 are not used.	
8	11	EOP1	F	EOP output pin for DMAC (ch. 1) This function is available when EOP output for DMAC is en- abled.	
7	10	CS4	F	Chip select 4 output ("L" active)	
/	10	PA4		Can be configured as a port when $\overline{CS4}$ is not used.	
6	9	CS5 F		Chip select 5 output ("L" active)	
0	9	PA5		Can be configured as a port when $\overline{CS5}$ is not used.	
5	8	CLK	F	System clock output Outputs clock signal of external bus operating frequency.	
		PA6		Can be configured as a port when CLK is not used.	
96	99	RAS0	F	RAS output for DRAM bank 0 Refer to the DRAM interface for details.	
		PB0		Can be configured as a port when RAS0 is not used.	
97	100	CS0L	F	CASL output for DRAM bank 0 Refer to the DRAM interface for details.	
		PB1		Can be configured as a port when CS0L is not used.	
98	1	CS0H	F	CASH output for DRAM bank 0 Refer to the DRAM interface for details.	
		PB2		Can be configured as a port when CS0H is not used.	
99	2	DW0	F	WE output for DRAM bank 0 ("L" active) Refer to the DRAM interface for details.	
		PB3		Can be configured as a port when $\overline{DW0}$ is not used.	
		RAS1		RAS output for DRAM bank 1 Refer to the DRAM interface for details.	
100	3	PB4	F	Can be configured as a port when RAS1 and EOP2 are not used.	
		EOP2		DMAC EOP output (ch. 2) This function is available when DMAC EOP output is enabled.	

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin	no.	Din nome	Circuit	Description		
LQFP*1	QFP*2	Pin name	type	Description		
		CS1L		CASL output for DRAM bank 1 Refer to the DRAM interface for details.		
		PB5		Can be configured as a port when CS1L and DREQ2 are not used.		
1	4	DREQ2	F	External transfer request input pin for DMA This pin is used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.		
		CS1H		CASH output for DRAM bank 1 Refer to the DRAM interface for details.		
2	5	PB6	F	Can be configured as a port when CS1H and DACK2 are not used.		
_	Ū	DACK2		External transfer request acknowledge output pin for DMAC (ch. 2) This function is available when transfer request output for DMAC is enabled.		
3	6 DW1		F	WE output for DRAM bank 1 ("L" active) Refer to the DRAM interface for details.		
		PB7	-	Can be configured as a port when $\overline{DW1}$ is not used.		
16 to 18	19 to 21	MD0 to MD2	G	Mode pins 0 to 2 MCU basic operation mode is set by these pins. Directly connect these pins with V_{CC} or V_{SS} for use.		
92	95	X0	Α	Clock (oscillator) input		
91	94	X1	А	Clock (oscillator) output		
14	17	RST	В	External reset input		
13	16	HST	Н	Hardware standby input ("L" active)		
12	15	NMI	Н	NMI (non-maskable interrupt pin) input ("L" active)		
95, 94	98, 97	INT0, INT1	F	External interrupt request input pins These pins are used for input during corresponding interrupt is en- abled, and it is necessary to disable output for other functions from these pins unless such output is made intentionally.		
		PE0, PE1		Can be configured as I/O ports when INT0, INT1 are not used.		
	22	INT2	_	External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.		
89	92	SC1	F	Clock I/O pin for UART1 Clock output is available when clock output of UART1 is enabled.		
		PE2		Can be configured as the I/O port when INT2 and SC1 are not used. This function is available when UART1 clock output is disabled.		

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin no.		Pin name	Circuit	Description		
LQFP*1	QFP*2	Pin name	type	Description		
		INT3	_	External interrupt request input pin This pin is used for input during corresponding interrupt is enabled, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.		
88	91	SC2	F	UART2 clock I/O pin Clock output is available when UART2 clock output is enabled.		
		PE3		Can be configured as the I/O port when INT3 and SC2 are not used. This function is available when UART2 clock output is disabled.		
87, 86	90, 89	DREQ0, DREQ1	F	External transfer request input pins for DMA These pins are used for input when external trigger is selected to cause DMAC operation, and it is necessary to disable output for other functions from these pins unless such output is made inten- tionally.		
		PE4, PE5		Can be configured as I/O ports when DREQ0, DREQ1 are not used.		
	88	DACK0	F	External transfer request acknowledge output pin for DMAC (ch. 0) This function is available when transfer request output for DMAC is enabled.		
85	00	PE6		Can be configured as the I/O port when DACK0 is not used. This function is available when transfer request acknowledge out- put for DMAC or DACK0 output is disabled.		
94	87	DACK1	F	External transfer request acknowledge output pin for DMAC (ch. 1) This function is available when transfer request output for DMAC is enabled.		
84	07	PE7		Can be configured as the I/O port when DACK1 is not used. This function is available when transfer request output for DMAC or DACK1 output is disabled.		
		SI0		UART0 data input pin This pin is used for input during UART0 is in input operation, and it is necessary to disable output for other functions from this pin un- less such output is made intentionally.		
76	79	TRG0	F	PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in in- put operation, and it is necessary to disable output for other func- tions from this pin unless such output is made intentionally.		
		PF0		Can be configured as the I/O port when SI0 and TRG0 are not used.		

*1: FPT-100P-M05

*2: FPT-100P-M06

Pin no.			Circuit	Description		
LQFP*1	QFP*2	Pin name	type	Description		
		SO0		UART0 data output pin This function is available when UART0 data output is enabled.		
77	80	TRG1	F	PWM timer external trigger input pin This function is available when serial data output of PF1, UART0 are disabled.		
		PF1		Can be configured as the I/O port when SO0 and TRG1 are not used. This function is available when serial data output of UART0 is dis- abled.		
		SC0		UART0 clock I/O pin Clock output is available when UART0 clock output is enabled.		
78	81	OCPA3	F	PWM timer output pin This function is available when PWM timer output is enabled.		
		PF2	+	Can be configured as the I/O port when SC0 and OCPA3 are not used. This function is available when UART0 clock output is disabled.		
		SI1	F	UART1 data input pin This pin is used for input during UART1 is in input operation, and it is necessary to disable output for other functions from this pin un- less such output is made intentionally.		
79	82	TRG2		PWM timer external trigger input pin This pin is used for input during PWM timer external trigger is in in- put operation, and it is necessary to disable output for other func- tions from this pin unless such output is made intentionally.		
		PF3		Can be configured as the I/O port when SI1 and TRG2 are not used.		
		SO1		UART1 data output pin This function is available when UART1 data output is enabled.		
80	83	TRG3	F	PWM timer external trigger input pin This function is available when PF4, UART1 data outputs are dis- abled.		
		PF4		Can be configured as the I/O port when SO1 and TRG3 are not used. This function is available when UART1 data output is disabled.		
		SI2	_	UART2 data input pin This pin is used for input during UART2 is in input operation, and it is necessary to disable output for other functions from this pin un- less such output is made intentionally.		
81	84	OCPA1	F	PWM timer output pin This function is available when PWM timer output is enabled.		
		PF5		Can be configured as the I/O port when SI2 and OCPA1 are not used.		

*1: FPT-100P-M05

*2: FPT-100P-M06

(Continued)

Pin	no.	Din nome	Circuit	Description		
LQFP*1	QFP*2	Pin name	type	Description		
		SO2		UART2 data output pin This function is available when UART2 data output is enabled.		
82	85	OCPA2	F	PWM timer output pin This function is available when PWM timer output is enabled.		
		PF6		Can be configured as the I/O port when SO2 and OCPA2 are not used. This function is available when UART2 data output is disabled.		
		OCPA0		PWM timer output pin This function is available when PWM timer output is enabled.		
83	86	PF7	F	Can be configured as the I/O port when OCPA0 and ATG are not used. This function is available when PWM timer output is disabled.		
83 80		ATG	- •	External trigger input pin for A/D converter This pin is used for input when external trigger is selected to cause A/D converter operation, and it is necessary to disable output for other functions from this pin unless such output is made intentionally.		
72 to 75	75 to 78	AN0 to AN3	D	Analog input pins of A/D converter		
69	72	AVcc	_	Power supply pin (Vcc) for A/D converter		
70	73	AVRH		Reference voltage input (high) for A/D converter Make sure to turn on and off this pin with potential of AVRH or more applied to AVcc.		
71	74	AVss / AVRL	_	Power supply pin (Vss) for A/D converter and reference voltage input pin (low) $\label{eq:voltage}$		
43, 93	46, 96	Vcc5		5 V power supply pin (Vcc) for digital circuit Always two pins must be connected to the power supply (connect to 3 V power supply when operating at 3 V).		
4	7	Vcc3		Bypass capacitor pin for internal capacitor. Also connect this pin to 3 V power supply when operating at 3 V.		
15, 40, 65, 90	18, 43, 68, 93	Vss		Earth level (Vss) for digital circuit		

*1: FPT-100P-M05


*2: FPT-100P-M06

Note: In most of the above pins, I/O ports and resource I/O are multiplexed, e.g. P82 and BRQ. In case of conflict between output of I/O ports and resource I/O, priority is always given to the output of resource I/O.

■ DRAM CONTROL PIN

Pin name	Data bus '	16-bit mode	Data bus 8-bit mode	Remarks
Fin name	2CAS/1WR mode	1CAS/2WR mode	_	Remarks
RAS0	Area 4 RAS	Area 4 RAS	Area 4 RAS	Correspondence of "L",
RAS1	Area 5 RAS	Area 5 RAS	Area 5 RAS	"H" to lower address 1 bit (A0) in data bus 16-
CSOL	Area 4 CASL	Area 4 CAS	Area 4 CAS	bit mode "L": "0"
CS0H	Area 4 CASH	Area 4 WEL	Area 4 CAS	"H": "1" CASL:CAS which A0
CS1L	Area 5 CASL	Area 5 CAS	Area 5 CAS	corresponds to "0" area CASH:CAS which A0
CS1H	Area 5 CASH	Area 5 WEL	Area 5 CAS	corresponds to "1" area
DW0	Area 4 WE	Area 4 WEH	Area 4 WE	responds to "0" area
DW1	Area 5 WE	Area 5 WEH	Area 5 WE	responds to "1" area

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
F	P-ch Digital output R N-ch Digital output 777 Digital output 777 Digital input Standby control signal	 CMOS level output CMOS level Hysteresis input With standby control
G	P-ch R S N-ch TTT TTT Digital input	CMOS level input Without standby control
Н	P-ch R N-ch 777 777 Digital input	CMOS level Hysteresis input Without standby control
L	P-ch Digital output	CMOS level output

HANDLING DEVICES

1. Preventing Latchup

In CMOS ICs, applying voltage higher than V_{cc} or lower than V_{ss} to input/output pin or applying voltage over rating across V_{cc} and V_{ss} may cause latchup.

This phenomenon rapidly increases the power supply current, which may result in thermal breakdown of the device. Make sure to prevent the voltage from exceeding the maximum rating.

Take care that the analog power supply (AVcc , AVRH) and the analog input do not exceed the digital power supply (Vcc) when the analog power supply turned on or off.

2. Treatment of Unused Pins

Unused pins left open may cause malfunctions. Make sure to connect them to pull-up or pull-down resistors.


3. External Reset Input

It takes at least 5 machine cycle to input "L" level to the RST pin and to ensure inner reset operation properly.

4. Remarks for External Clock Operation

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode must not be used (because X1 pin stops at "H" output in stop mode).

And it can be used to supply only to X0 pin with 5 V power supply at 12.5 MHz and less than.




5. Power Supply Pins

When there are several V_{cc} and V_{ss} pins, each of them is equipotentially connected to its counterpart inside of the device, minimizing the risk of malfunctions such as latch up. To further reduce the risk of malfunctions, to prevent EMI radiation, to prevent strobe signal malfunction resulting from creeping-up of ground level and to observe the total output current standard, connect all V_{cc} and V_{ss} pins to the power supply or GND. It is preferred to connect V_{cc} and V_{ss} of the MB91101and MB91101A to power supply with minimal impedance possible.

It is also recommended to connect a ceramic capacitor as a bypass capacitor of about 0.1 μ F between V_{cc} and V_{ss} at a position as close as possible to the MB91101 and MB91101A.

The MB91101 and MB91101A have an internal regulator. When using with 5 V power supply, supply 5 V to Vcc5 pin and make sure to connect about 0.1 μ F bypass capacitor to Vcc3 pin for regulator. And another 3 V power supply is needed for the A/D convertor. When using with 3 V power supply, connect both Vcc5 pin and Vcc3 pin to the 3 V power supply.



6. Crystal Oscillator Circuit

Noises around X0 and X1 pins may cause malfunctions of the MB91101 and MB91101A. In designing the PC board, layout X0 and X1 pins, crystal oscillator (or ceramic oscillator) and bypass capacitor for grounding as close as possible.

It is strongly recommended to design PC board so that X1 and X0 pins are surrounded by grounding area for stable operation.

7. Turning-on Sequence of A/D Converter Power Supply and Analog Input

Make sure to turn on the digital power supply (Vcc) before turning on the A/D converter (AVcc, AVRH) and applying voltage to analog input (AN0 to AN3).

Make sure to turn off digital power supply after power supply to A/D converters and analog inputs have been switched off. (There are no such limitations in turning on power supplies. Analog and digital power supplies may be turned on simultaneously.) Make sure that AVRH never exceeds AVcc when turning on/off power supplies.

8. Fluctuation of Power Supply Voltage

Warranty range for normal operation against fluctuation of power supply voltage V_{cc} is as given in rating. However, sudden fluctuation of power supply voltage within the warranty range may cause malfunctions. It is recommended to make every effort to stabilize the power supply voltage to IC. It is also recommended that by controlling power supply as a reference of stabilizing, V_{cc} ripple fluctuation (P-P value) at the commercial frequency (50 Hz to 60 Hz) should be less than 10% of the standard V_{cc} value and the transient regulation should be less than 0.1 V/ms at instantaneous deviation like turning off the power supply.

9. Mode Setting Pins (MD0 to MD2)

Connect mode setting pins (MD0 to MD2) directly to V_{CC} or V_{SS} .


Arrange each mode setting pin and V_{cc} or V_{ss} patterns on the printed circuit board as close as possible and make the impedance between them minimal to prevent mistaken entrance to the test mode caused by noises.

10. Internal DC Regulator

Internal DC regulator stops in stop mode. When the regulator stops owing to the increase of inner leakage current (ICCH) in stop mode, malfunction caused by noise or any troubles about power supply in normal operation, the internal 3 V power supply voltage may decrease less than the warranty range for normal operation. So when using the internal regulator and stop mode with 5 V power supply, never fail to support externally so that 3 V power supply voltage might not decrease. However, even in such a case, the internal regulator can be restarted

by inputting the reset procedure. (In this case, set the reset to "L" level within the oscillation stabilizing waiting time.)

• Using STOP mode with 5 V power supply



11. Pin Condition at Turning on the Power Supply

The pin condition at turning on the power supply is unstable. The circuit starts being initialized after turning on the power supply and then starting oscillation and then the operation of the internal regulator becomes stable. So it takes about 42 ms for the pin to be initialized from the oscillation starting at the source oscillation 12.5 MHz. Take care that the pin condition may be output condition at initial unstable condition.

(With the MB91101A, however, initalization can be achieved in less than about 42 ms after turning on the internal power supply by maintaining the RST pin at "L" level.)

12. Source Oscillation Input at Turning on the Power Supply

At turning on the power supply, never fail to input the clock before cancellation of the oscillation stabilizing waiting.

13. Hardware Stand-by at Turning on the Power Supply

When turning on the power supply with the HST pin being set to "L" level, the hardware doesn't stand by. However the HST pin becomes available after the reset cancellation, the HST pin must once be back to "H" level.

14. Power on Reset

Make sure to make power on reset at turning on the power supply or returning on the power supply when the power supply voltage is below the warranty range for normal operation.


15. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self oscillating circuit evevn when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

16. Watchdog timer function

The watchdog timer supported by the FR family monitors the program that performs the reset delay operation for a specified time. If the program hangs and the reset delay operation is not performed, the watchdog timer resets the CPU. Therefore, once the watchdog timer is enabled, operation continues until the CPU is reset. As an exception, a reset delay automatically occurs if the CPU stops program execution.

BLOCK DIAGRAM




CPU CORE

1. Memory Space

The FR family has a logical address space of 4 Gbytes (2³² bytes) and the CPU linearly accesses the memory space.

• Memory space



• Direct addressing area

The following areas on the memory space are assigned to direct addressing area for I/O. In these areas, an address can be specified in a direct operand of a code.

Direct areas consists of the following areas dependent on accessible data sizes.

Byte data access: 000н to 0FFн

Half word data access: 000H to 1FFH

Word data access: 000н to 3FFн

2. Registers

The FR family has two types of registers; dedicated registers embedded on the CPU and general-purpose registers on memory.

Dedicated registers

Program counter (PC):32-bit length, indicates the location of the instruction to be executed.Program status (PS):32-bit length, register for storing register pointer or condition codesTable base register (TBR):Holds top address of vector table used in EIT (Exceptional/Interrupt/Trap)processing.

Return pointer (RP): Holds address to resume operation after returning from a subroutine. System stack pointer (SSP): Indicates system stack space.


User's stack pointer (USP): Indicates user's stack space.

Multiplication/division result register (MDH/MDL): 32-bit length, register for multiplication/division

• 32 bits	_ >	Initial	value
PC	Program counter	XXXX XXXXH	Indeterminate
PS	Program status		
TBR	Table base register	000F FC00н	
RP	Return pointer	XXXX XXXXH	Indeterminate
SSP	System stack pointer	0000 0000 н	
USP	User's stack pointer	XXXX XXXX _H	Indeterminate
MDH	Multiplication/division result	XXXX XXXXH	Indeterminate
MDL	register	XXXX XXXXH	Indeterminate

• Program status (PS)

The PS register is for holding program status and consists of a condition code register (CCR), a system condition code register (SCR) and a interrupt level mask register (ILM).



• Condition code register (CCR)

S-flag: Specifies a stack pointer used as R15.

- I-flag: Controls user interrupt request enable/disable.
- N-flag: Indicates sign bit when division result is assumed to be in the 2's complement format.
- Z-flag: Indicates whether or not the result of division was "0".
- V-flag: Assumes the operand used in calculation in the 2's complement format and indicates whether or not overflow has occurred.
- C-flag: Indicates if a carry or borrow from the MSB has occurred.

• System condition code register (SCR)

T-flag: Specifies whether or not to enable step trace trap.


• Interrupt level mask register (ILM)

ILM4 to ILM0: Register for holding interrupt level mask value. The value held by this register is used as a level mask. When an interrupt request issued to the CPU is higher than the level held by ILM, the interrupt request is accepted.

ILM4	ILM3	ILM2	ILM1	ILMO	Interrupt level	High-low
0	0	0	0	0	0	High
		:		•	:	A
		:			:	
0	1	0	0	0	15	
		:			:	
		:			:	+
1	1	1	1	1	31	Low

GENERAL-PURPOSE REGISTERS

R0 to R15 are general-purpose registers embedded on the CPU. These registers functions as an accumulator and a memory access pointer (field for indicating address).



Of the above 16 registers, following registers have special functions. To support the special functions, part of the instruction set has been sophisticated to have enhanced functions.

R13: Virtual accumulator (AC)

R14: Frame pointer (FP)

R15: Stack pointer (SP)

Upon reset, values in R0 to R14 are not fixed. Value in R15 is initialized to be 0000 0000H (SSP value).

SETTING MODE

1. Pin


• Mode setting pins and modes

Mo	Mode setting pins		Mode name	Reset vector access area	External data bus width	Bus mode	
MD2	MD1	MD0		access area	bus width		
0	0	0	External vector mode 0	External	8 bits	External ROM/external bus	
0	0	1	External vector mode 1	External	16 bits	mode	
0	1	0	—	—	—	Inhibited	
0	1	1	Internal vector mode	Internal	(Mode register)	Single-chip mode*	
1	_	—	—	—	—	Inhibited	

*: The MB91101 and MB91101A do not support single-chip mode.

2. Registers

Mode setting registers (MODR) and modes



• Bus mode setting bits and functions

M1	MO	Functions	Note
0	0	Single-chip mode	
0	1	Internal ROM/external bus mode	
1	0	External ROM/external bus mode	
1	1	—	Inhibited

Note: Because of without internal ROM, the MB91101 and MB91101A allow "10^B" setting value only.

■ I/O MAP

Address	Abbreviation	Register name	Read/write	Initial value		
0000н		(Reserved)				
0001н	PDR2	Port 2 data register	R/W	XXXXXXXXB		
0002н to 0004н		(Reserved)				
0005н	PDR6	Port 6 data register	R/W	XXXXXXXXB		
0006н		(Decentred))				
0007н	-	(Reserved)				
0008н	PDRB	Port B data register	R/W	XXXXXXXXB		
0009н	PDRA	Port A data register	R/W	_ XXXXXX _B		
000Ан		(Reserved)				
000Вн	PDR8	Port 8 data register	R/W	XXXXB		
000Сн to 0011н	(Reserved)					
0012н	PDRE	Port E data register	R/W	XXXXXXXXB		
0013н	PDRF	Port F data register	R/W	XXXXXXXXB		
0014н to 001Вн		(Reserved)				
001Cн	SSR0	Serial status register 0	R/W	00001_00в		
001Dн	SIDR0/SODR0	Serial input register 0/serial output register 0	R/W	XXXXXXXXB		
001Е н	SCR0	Serial control register 0	R/W	00000100в		
001Fн	SMR0	Serial mode register 0	R/W	0000_0		
0020н	SSR1	Serial status register 1	R/W	00001_00в		
0021н	SIDR1/SODR1	Serial input register 1/serial output register 1	R/W	XXXXXXXXB		
0022н	SCR1	Serial control register 1	R/W	00000100в		
0023н	SMR2	Serial mode register 1	R/W	0000_0		
0024н	SSR2	Serial status register 2	R/W	00001_00в		
0025н	SIDR2/SODR2	Serial input register 2/serial output register 2	R/W	XXXXXXXXB		
0026н	SCR2	Serial control register 2	R/W	00000100в		
0027н	SMR2	Serial mode register 2	R/W	0000_		

Address	Abbreviation	Register name	Read/write	Initial value				
0028н		40 bit related as vistan ab 0	207	XXXXXXXX				
0029н	TMRLR0	16-bit reload register ch. 0	W	XXXXXXXXB				
002Ан			5	XXXXXXXXB				
002Вн	- TMR0	16-bit timer register ch. 0	R	XXXXXXXXB				
002Сн								
002Dн	-	(Reserved)						
002Е н	T10000	16-bit reload timer control status register		0000в				
002Fн	TMCSR0	ch. 0	R/W	00000000				
0030н				XXXXXXXXB				
0031н	- TMRLR1	16-bit reload register ch. 1	W	XXXXXXXXB				
0032H			_	XXXXXXXXB				
0033н	- TMR1	16-bit timer register ch. 1	R	XXXXXXXXB				
0034н								
0035н	-	(Reserved)						
0036н		16-bit reload timer control status register		0000в				
0037н	TMCSR1	ch. 1	R/W	00000000				
0038н			_	XХв				
0039н	ADCR	A/D converter data register	R	XXXXXXXXB				
003Ан	1200		5 4 4	00000000				
003Вн	ADCS	A/D converter control status register	R/W	00000000				
003Сн				XXXXXXXXB				
003Dн	- TMRLR2	16-bit reload register ch. 2	W	XXXXXXXXB				
003Eн			_	XXXXXXXXB				
003Fн	TMR2	16-bit timer register ch. 2	R	XXXXXXXX				
0040н			I					
0041н		(Reserved)						
0042н	T10000	16-bit reload timer control status register	D AAA	0000в				
0043н	TMCSR2	ch. 2	R/W	00000000				
0044н to 0077н		(Reserved)		(Continued				

Address	Abbreviation	Register name	Read/write	Initial value					
0078н			DAA	00000000					
0079н	UTIM0/UTIMR0	U-TIMER register ch. 0/reload register ch. 0	R/W	00000000					
007Ан	(Reserved)								
007Вн	UTIMC0	U-TIMER control register ch. 0	R/W	000001в					
007Сн			DAA	00000000					
007Dн	UTIM1/UTIMR1	U-TIMER register ch. 1/reload register ch. 1	R/W	00000000					
007Е н		(Reserved)							
007F н	UTIMC1	U-TIMER control register ch. 1	R/W	00001в					
0080н			DAA	00000000					
0081 H	UTIM2/UTIMR2	U-TIMER register ch. 2/reload register ch. 2	R/W	000000000					
0082н		(Reserved)							
0083н	UTIMC2	U-TIMER control register ch. 2	R/W	000001в					
0084н to 0093н	(Reserved)								
0094н	EIRR	External interrupt cause register	R/W	00000000					
0095н	ENIR	Interrupt enable register	R/W	00000000					
0096н to 0098н		(Reserved)							
0099н	ELVR	External interrupt request level setting register	R/W	000000000					
009Ан to 00D1н		(Reserved)							
00D2н	DDRE	Port E data direction register	W	00000000					
00D3н	DDRF	Port F data direction register	W	000000000					
00D4н to 00DBн	(Reserved)								
00DCн	00014		D 444	00110010в					
00DDн	- GCN1	General control register 1	R/W	0001000в					
00DEн		(Reserved)	1						
00DFн	GCN2	General control register 2	R/W	00000000					

Address	Abbreviation	Register name	Read/write	Initial value
00E0н	DTMDO		D	11111111
00E1н	- PTMR0	Ch. 0 timer register	R	11111111
00E2н	DOODA		10/	XXXXXXXXB
00E3н	PCSR0	Ch. 0 cycle setting register	W	XXXXXXXXB
00E4н			10/	XXXXXXXXB
00E5н	- PDUT0	Ch. 0 duty setting register	W	XXXXXXXXB
00E6н	PCNH0	Ch. 0 control status register H	R/W	000000_в
00E7н	PCNL0	Ch. 0 control status register L	R/W	00000000
00E8н			R	11111111
00E9н	- PTMR1	Ch. 1 timer register		11111111
00EAн	50054			XXXXXXXXB
00EBн	PCSR1	Ch. 1 cycle setting register	W	XXXXXXXXB
00ECн		Ch. 1 duty setting register W		XXXXXXXXB
00EDн	- PDUT1			XXXXXXXXB
00EEн	PCNH1	Ch. 1 control status register H	R/W	000000_в
00EFн	PCNL1	Ch. 1 control status register L	R/W	00000000
00F0н	DTMDO		5	11111111
00F1 н	- PTMR2	Ch. 2 timer register	R	11111111
00F2н	DOODO		207	XXXXXXXXB
00F3н	PCSR2	Ch. 2 cycle setting register	W	XXXXXXXXB
00F4н				XXXXXXXXB
00F5⊦	- PDUT2	Ch. 2 duty setting register	W	XXXXXXXXB
00F6н	PCNH2	Ch. 2 control status register H	R/W	000000_в
00F7 н	PCNL2	Ch. 2 control status register L	R/W	00000000
00F8н	DTMDO		D	11111111
00F9н	- PTMR3	Ch. 3 timer register	R	11111111 _В
00FAн	DOODO			XXXXXXXXB
00FBн	- PCSR3	Ch. 3 cycle setting register	W	XXXXXXXXB
00FCн				XXXXXXXXB
00FDн	- PDUT3	Ch. 3 duty setting register	W	XXXXXXXXB
00FEн	PCNH3	Ch. 3 control status register H	R/W	0000000_в
00FF н	PCNL3	Ch. 3 control status register L	R/W	00000000

Address	Abbreviation	Register name	Read/write	Initial value			
0100н to 01FFн	(Reserved)						
0200н				XXXXXXXXB			
0201н				XXXXXXXXB			
0202н	DPDP	DMAC parameter descriptor pointer	R/W	XXXXXXXXB			
0203н	-			X 0 0 0 0 0 0 0			
0204н				0 0 0 0 0 0 0 0 0 B			
0205н		DMAC control status register	R/W	0 0 0 0 0 0 0 0 0 B			
0206н	DACSR	DMAC control status register	R/W	000000000			
0207н	-			000000000			
0208н				XXXXXXXXB			
0209н	DATOD			XXXX 0 0 0 0B			
020Ан	DATCR	DMAC pin control register	R/W	XXXX 0 0 0 0B			
020Вн	-			XXXX 0 0 0 0 _B			
020Сн to 03E3н	(Reserved)						
03E4н				E			
03E5н		Instruction cache control register	R/W	E			
03E6 н	ICHCR			E			
03E7н	-			0 0 0 0 0 0 E			
03E8н to 03EFн		(Reserved)					
03F0н				XXXXXXXXB			
03F1н				XXXXXXXX			
03F2н	BSD0	Bit search module 0-detection data register	W	XXXXXXXXB			
03F3н				XXXXXXXX			
03F4⊦				XXXXXXXX			
03F5н			D A U	XXXXXXXX			
03F6н	BSD1	Bit search module 1-detection data register	R/W	XXXXXXXX			
03F7н	1			XXXXXXXX			

Address	Abbreviation	Register name	Read/write	Initial value
03F8н				XXXXXXXXB
03F9н	BODO	Bit search module transition-detection data	14/	XXXXXXXXB
03FAн	BSDC	register	W	XXXXXXXX
03FBн	-			XXXXXXXXB
03FCн				XXXXXXXXB
03FDн			XXXXXXXXB	
03FEн	BSRR	Bit search module detection result register	R	XXXXXXXXB
03FFн				XXXXXXXXB
0400н	ICR00	Interrupt control register 0	R/W	11111
0401н	ICR01	Interrupt control register 1	R/W	11111 _в
0402н	ICR02	Interrupt control register 2	R/W	11111 _в
0403н	ICR03	Interrupt control register 3	R/W	11111
0404н	ICR04	Interrupt control register 4	R/W	11111
0405н	ICR05	Interrupt control register 5	R/W	11111
0406н	ICR06	Interrupt control register 6	R/W	11111
0407н	ICR07	Interrupt control register 7	R/W	11111
0408 H	ICR08	Interrupt control register 8	R/W	11111 _В
0409н	ICR09	Interrupt control register 9	R/W	11111 _В
040Ан	ICR10	Interrupt control register 10	R/W	11111 _B
040Bн	ICR11	Interrupt control register 11	R/W	11111 _B
040С н	ICR12	Interrupt control register 12	R/W	11111 _в
040Dн	ICR13	Interrupt control register 13	R/W	11111 _в
040Eн	ICR14	Interrupt control register 14	R/W	11111 _В
040Fн	ICR15	Interrupt control register 15	R/W	11111 _в
0410н	ICR16	Interrupt control register 16	R/W	11111 _B
0411н	ICR17	Interrupt control register 17	R/W	11111 _B
0412н	ICR18	Interrupt control register 18	R/W	11111 _B
0413н	ICR19	Interrupt control register 19	R/W	11111 _В
0414н	ICR20	Interrupt control register 20	R/W	11111 _Β
0415н	ICR21	Interrupt control register 21	R/W	11111 _В
0416н	ICR22	Interrupt control register 22	R/W	11111 _в

Address	Abbreviation	Register name	Read/write	Initial value			
0417 н	ICR23	Interrupt control register 23	R/W	11111 _В			
0418н	ICR24	Interrupt control register 24	R/W	11111 _В			
0419 _H	ICR25	Interrupt control register 25	R/W	11111 _В			
041Ан	ICR26	Interrupt control register 26	R/W	11111 _B			
041Bн	ICR27	Interrupt control register 27	R/W	11111 _В			
041Cн	ICR28	Interrupt control register 28	R/W	11111 _B			
041Dн	ICR29	Interrupt control register 29	R/W	11111 _B			
041Е н	ICR30	Interrupt control register 30	R/W	11111 _B			
041Fн	ICR31	Interrupt control register 31	R/W	11111 _В			
042Fн	ICR47	Interrupt control register 47	R/W	11111 _В			
0430н	DICR	Delayed interrupt control register	R/W	0в			
0431н	HRCL	Hold request cancel request level setting reg- ister	R/W	11111 _в			
0432н to 047Fн		(Reserved)					
0480н	RSRR/WTCR	Reset cause register/ watchdog peripheral control register	R/W	1 XXXX _ 0 Ов			
0481 н	STCR	Standby control register	R/W	000111в			
0482н	PDRR	DMA controller request squelch register	R/W	0000в			
0483н	CTBR	Timebase timer clear register	W	XXXXXXXXB			
0484н	GCR	Gear control register	R/W	110011_1в			
0485н	WPR	Watchdog reset occurrence postpone register	W	XXXXXXXXB			
0486н		(Pesserved)					
0487 н	_	(Reserved)					
0488н	PCTR	PLL control register	R/W	000_в			
0489н to 0600н	(Reserved)						
0601 н	DDR2	Port 2 data direction register	W	00000000			
0602н to 0604н	(Reserved)						
0605н	DDR6	Port 6 data direction register	W	00000000			
0606н	(Reserved)						

Address	Abbreviation	Register name	Read/write	Initial value
0608 н	DDRB	Port B data direction register	W	000000000
0609н	DDRA	Port A data direction register	W	_00000_в
060Ан		(Reserved)		
060Bн	DDR8	Port 8 data direction register	W	0_000в
060Cн	A C D 4		14/	00000000
060Dн	- ASR1	Area select register 1	W	0000001в
060Eн				00000000
060Fн	- AMR1	Area mask register 1 W		00000000
0610 H	1050			00000000
0611 н	- ASR2	Area select register 2	W	0000010в
0612 н				00000000
0613 _H	- AMR2	Area mask register 2 W		00000000
0614н				00000000
0615 н	ASR3	Area select register 3	W	0000011в
0616 H		Area mask register 3		00000000
0617 н	- AMR3		W	00000000
0618 _H				00000000
0619 _H	ASR4	Area select register 4	W	00000100в
061Ан			W	00000000
061Bн	- AMR4	Area mask register 4		00000000
061Cн				00000000
061Dн	ASR5	Area select register 5	W	00000101в
061Е н				00000000
061Fн	AMR5	Area mask register 5	W	00000000
0620н	AMD0	Area mode register 0	R/W	00111в
0621 н	AMD1	Area mode register 1	R/W	00000
0622н	AMD32	Area mode register 32	R/W	00000000
0623н	AMD4	Area mode register 4	R/W	00000
0624н	AMD5	Area mode register 5	R/W	00000
0625н	DSCR	DRAM signal control register	W	00000000
0626н				XXXXXXB
0627 н	RFCR	Refresh control register	R/W	 0 0 0 0 Ов
		1		(Continue

(Continued)

Address	Abbreviation	Register name	Read/write	Initial value		
0628н	- EPCR0	External pin control register 0	W	1100в		
0629н	EFCRU	External pin control register 0	vv	_ 1 1 1 1 1 1 1 _B		
062Ан		(Reserved)				
062Bн	EPCR1	External pin control register 1	W	1111111		
062Cн	- DMCR4	DRAM control register 4	R/W	00000000		
062Dн	DIVICR4	DRAW control register 4		000000_в		
062Eн	- DMCR5	DDAM control register 5	R/W	00000000		
062Fн	DIVICKS	DRAM control register 5		000000_в		
0630н to 07FDн	(Reserved)					
07FEн	LER	Little endian register	W	000в		
07FFн	MODR	Mode register	W	XXXXXXXXB		

Note : Do not use (reserved).

■ INTERRUPT CAUSES, INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTER ALLOCATIONS

	Interru	pt number	Interru	ot level	TBR default	
Interrupt causes	Decimal	Hexadecimal	Register	Offset	address	
Reset	0	00	_	3FCн	000FFFFCн	
Reserved for system	1	01	_	3F8н	000FFFF8н	
Reserved for system	2	02	_	3F4⊦	000FFFF4н	
Reserved for system	3	03	—	3F0н	000FFFF0н	
Reserved for system	4	04	—	ЗЕСн	000FFFECн	
Reserved for system	5	05	—	3E8н	000FFFE8H	
Reserved for system	6	06		3 Е4 н	000FFFE4H	
Reserved for system	7	07	—	3Е0н	000FFFE0н	
Reserved for system	8	08	—	3DCн	000FFFDCн	
Reserved for system	9	09		3D8 н	000FFFD8H	
Reserved for system	10	0A		3D4н	000FFFD4H	
Reserved for system	11	0B		3D0 н	000FFFD0н	
Reserved for system	12	0C		3ССн	000FFFCCн	
Reserved for system	13	0D		3С8 н	000FFFC8н	
Exception for undefined instruction	14	0E		3C4н	000FFFC4H	
NMI request	15	0F	F _H fixed	3С0н	000FFFC0н	
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн	
External interrupt 1	17	11	ICR01	3В8 н	000FFFB8н	
External interrupt 2	18	12	ICR02	3 В 4н	000FFFB4H	
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н	
UART0 receive complete	20	14	ICR04	ЗАСн	000FFFACн	
UART1 receive complete	21	15	ICR05	3А8н	000FFFA8н	
UART2 receive complete	22	16	ICR06	3А4н	000FFFA4н	
UART0 transmit complete	23	17	ICR07	3А0н	000FFFA0н	
UART1 transmit complete	24	18	ICR08	39Сн	000FFF9Cн	
UART2 transmit complete	25	19	ICR09	398н	000FFF98н	
DMAC0 (complete, error)	26	1A	ICR10	394н	000FFF94н	
DMAC1 (complete, error)	27	1B	ICR11	390н	000FFF90н	
DMAC2 (complete, error)	28	1C	ICR12	38С н	000FFF8Cн	
DMAC3 (complete, error)	29	1D	ICR13	388н	000FFF88н	
DMAC4 (complete, error)	30	1E	ICR14	384н	000FFF84H	
DMAC5 (complete, error)	31	1F	ICR15	380н	000FFF80н	

	Interru	pt number	Interru	pt level	TBR default	
Interrupt causes	Decimal	Hexadecimal	Register	Offset	address	
DMAC6 (complete, error)	32	20	ICR16	37Сн	000FFF7Cн	
DMAC7 (complete, error)	33	21	ICR17	378н	000FFF78н	
A/D converter (successive approxi- mation conversion type)	34	22	ICR18	374н	000FFF74н	
16-bit reload timer 0	35	23	ICR19	370н	000FFF70н	
16-bit reload timer 1	36	24	ICR20	36Сн	000FFF6Cн	
16-bit reload timer 2	37	25	ICR21	368н	000FFF68н	
PWM 0	38	26	ICR22	364 н	000FFF64н	
PWM 1	39	27	ICR23	360н	000FFF60н	
PWM 2	40	28	ICR24	35Сн	000FFF5Cн	
PWM 3	41	29	ICR25	358н	000FFF58н	
U-TIMER 0	42	2A	ICR26	354н	000FFF54н	
U-TIMER 1	43	2B	ICR27	350н	000FFF50н	
U-TIMER 2	44	2C	ICR28	34Сн	000FFF4Cн	
Reserved for system	45	2D	ICR29	348н	000FFF48н	
Reserved for system	46	2E	ICR30	344н	000FFF44H	
Reserved for system	47	2F	ICR31	340н	000FFF40н	
Reserved for system	48	30	ICR32	33Сн	000FFF3Cн	
Reserved for system	49	31	ICR33	338н	000FFF38н	
Reserved for system	50	32	ICR34	334н	000FFF34н	
Reserved for system	51	33	ICR35	330н	000FFF30н	
Reserved for system	52	34	ICR36	32Сн	000FFF2Cн	
Reserved for system	53	35	ICR37	328н	000FFF28н	
Reserved for system	54	36	ICR38	324н	000FFF24н	
Reserved for system	55	37	ICR39	320н	000FFF20н	
Reserved for system	56	38	ICR40	31 С н	000FFF1CH	
Reserved for system	57	39	ICR41	318 _H	000FFF18н	
Reserved for system	58	ЗA	ICR42	314н	000FFF14н	
Reserved for system	59	3B	ICR43	310н	000FFF10H	
Reserved for system	60	3C	ICR44	30Сн	000FFF0Cн	
Reserved for system	61	3D	ICR45	308н	000FFF08н	
Reserved for system	62	3E	ICR46	304н	000FFF04н	
Delayed interrupt cause bit	63	3F	ICR47	300н	000FFF00н	

(Continued)

	Interrupt number		Interrupt level		TBR default	
Interrupt causes	Decimal	Hexadecimal	Register	Offset	address	
Reserved for system (used in REA-LOS*)	64	40		2FCн	000FFEFCH	
Reserved for system (used in REA-LOS*)	65	41	_	2F8н	000FFEF8н	
Used in INT instructions	66 to 255	42 to FF		2F4н to 000н	000FFEF4н to 000FFC00н	


*: REALOS/FR uses interrupt number 0x40 and 0x41 for system code.


PERIPHERAL RESOURCES


1. I/O Ports

There are 2 types of I/O port register structure; port data register (PDR0 to PDRF) and data direction register (DDR0 to DDRF), where bits PDR0 to PDRF and bits DDR0 to DDRF corresponds respectively. Each bit on the register corresponds to an external pin. In port registers input/output register of the port configures input/ output function of the port, while corresponding bit (pin) configures input/output function in data direction registers. Bit "0" specifies input and "1" specifies output.

- For input (DDR = "0") setting;
 - PDR reading operation: reads level of corresponding external pin.
 - PDR writing operation: writes set value to PDR.
- For output (DDR = "1") setting;
 - PDR reading operation: reads PDR value.
- PDR writing operation: outputs PDR value to corresponding external pin.
- •Block diagram








2. DMA Controller (DMAC)


The DMA controller is a module embedded in FR family devices, and performs DMA (direct memory access) transfer.


DMA transfer performed by the DMA controller transfers data without intervention of CPU, contributing to enhanced performance of the system.

- 8 channels
- Mode: single/block transfer, burst transfer and continuous transfer: 3 kinds of transfer
- Transfer all through the area
- Max 65536 of transfer cycles
- Interrupt function right after the transfer
- · Selectable for address transfer increase/decrease by the software
- External transfer request input pin, external transfer request accept output pin, external transfer complete output pin three pins for each



• Block diagram






3. UART

The UART is a serial I/O port for supporting asynchronous (start-stop system) communication or CLK synchronous communication, and it has the following features.

The MB91101 and MB91101A consist of 3 channels of UART.

- Full double double buffer
- Both a synchronous (start-stop system) communication and CLK synchronous communication are available.
- Supporting multi-processor mode
- Perfect programmable baud rate
 - Any baud rate can be set by internal timer (refer to section "4. U-TIMER").
- Any baud rate can be set by external clock.
- Error checking function (parity, framing and overrun)
- Transfer signal: NRZ code
- Enable DMA transfer/start by interrupt.

Block diagram



Register configuration

Address	bit 15	bit 8	bit 0	Initial value	
0000001EH	SCR0			00000100в	(R/W)
00000022н	SCR1			00000100в	(R/W)
0000026н	SCR2			00000100в	(R/W)
0000001Fн			SMR0	00 0 - 00в	(R/W)
0000023н			SMR1	00 0 - 00в	(R/W)
00000027н			SMR2	00 0 - 00в	(R/W)
0000001Cн	SSR0			00001 - 00в	(R/W)
0000020н	SSR1	1		00001 - 00в	(R/W)
00000024н	SSR2			00001 - 00в	(R/W)
0000001Dн			SIDR0/SODR0	XXXXXXXXB	(R/W)
00000021н			SIDR1/SIDR1	XXXXXXXXB	(R/W)
0000002н			SIDR2/SIDR2	XXXXXXXXB	(R/W)
() :Access R/W :Readat – :Unusec X :Indetern	ble and writable				


4. U-TIMER (16-bit Timer for UART Baud Rate Generation)

The U-TIMER is a 16-bit timer for generating UART baud rate. Combination of chip operating frequency and reload value of U-TIMER allows flexible setting of baud rate.

The U-TIMER operates as an interval timer by using interrupt issued on counter underflow.

The MB91101 and MB91101A have 3 channel U-TIMER embedded on the chip. An interval of up to $2^{16} \times \phi$ can be counted.

• Block diagram



• Register configuration


Address	bit 15	bit 0	Initial value	
00000078н 00000079н	UTIM0/	UTIMR0] 00000000в 00000000в	(R/W)
0000007Сн 0000007Dн	UTIM1/	UTIMR1	00000000 00000000в	(R/W)
0000080н 0000081н	UTIM2/	UTIMR2	0000000в	(R/W)
000007Вн		UTIMC0	0 00001в	(R/W)
0000007Fн		UTIMC1	0 00001в	(R/W)
0000083н		UTIMC2	0 00001в	(R/W)
() :Access R/W :Readab – :Unused	le and writable			

5. PWM Timer


The PWM timer can output high accurate PWM waves efficiently.

The MB91101 and MB91101A have inner 4-channel PWM timers, and has the following features.

- Each channel consists of a 16-bit down counter, a 16-bit data resister with a buffer for scyde setting, a 16-bit compare resister with a buffer for duty setting, and a pin controller.
- The count clock of a 16-bit down counter can be selected from the following four inner clocks. Inner clock ϕ , $\phi/4$, $\phi/16$, $\phi/64$
- The counter value can be initialized "FFFFH" by the resetting or the counter borrow.
- PWM output (each channel)
- Resister description
- Block diagram (general construction)



• Block diagram (for one channel)



Register configuration

Address	bit 15	bit 8	bit 0	Initial value	
000000DCн 000000DDн		GCN1		00110010 _в 00010000 _в	(R/W
000000DFH		GC	CN2	00000000	(R/W
000000E0н 000000E1н		PTMR0		11111111 1111111 111111	(R)
000000E2н 000000E3н		PCSR0		XXXXXXXXB XXXXXXXXB	(W)
000000E4н 000000E5н		PDUT0		XXXXXXXXB XXXXXXXXB	(W)
000000E5н 000000E6н	PCNH0			0000000-в	(R/W
000000E7н		PC	NL0	00000000	(R/W
000000E8н 000000E9н		PTMR1		11111111 _в 11111111 _в	(R)
000000EЭн 000000EАн 000000EBн		PCSR1		XXXXXXXXB XXXXXXXXB	(W)
000000EDн 000000ECн 000000EDн		PDUT1		XXXXXXXXB XXXXXXXXB	(W)
000000EDн 000000EEн	PCNH1			0000000-в	(R/W
000000EFн		PC	NL1	00000000	(R/W
000000F0н 000000F1н		PTMR2		11111111 _в 111111111 _в	(R)
000000F2н 000000F3н		PCSR2		XXXXXXXXB XXXXXXXXB	(W)
000000F4н 000000F5н		PDUT2		XXXXXXXXXB XXXXXXXXB	(W)
000000F6н	PCNH2			0000000-в	(R/W
000000F7н		PC	NL2	00000000	(R/W
000000F8н 000000F9н		PTMR3		11111111 _в 111111111 _в	(R)
000000FAн 000000FBн		PCSR3		XXXXXXXXXB XXXXXXXXB	(W)
000000FCн 000000FDн		PDUT3		XXXXXXXXXB XXXXXXXXB	(W)
000000FDн 000000FEн	PCNH3			0000000-в	(R/W
000000FFH		PC	NL3	00000000	(R/W
() :Acces R/W :Reada R :Read W :Write – :Unuse	ble and writable only only				

6. 16-bit Reload Timer


The 16-bit reload timer consists of a 16-bit down counter, a 16-bit reload timer, a prescaler for generating internal count clock and control registers.

Internal clock can be selected from 3 types of internal clocks (divided by 2/8/32 of machine clock).

The DMA transfer can be started by the interruption.

The MB91101 and MB91101A consist of 3 channels of the 16-bit reload timer.

• Block diagram




Register configuration

0000002Eн		 0000 _в	
000002Fн	TMCSR0	0000000B	(R/W)
00000036н 00000037н	TMCSR1	0000в 00000000в	(R/W)
00000042н 00000043н	TMCSR2	0000в 00000000в	(R/W)
0000002Ан 0000002Вн	TMR0	XXXXXXXXB XXXXXXXB	(R)
00000032н 00000033н	TMR1	XXXXXXXXB XXXXXXXB	(R)
0000003Ен 0000003Fн	TMR2	XXXXXXXXB XXXXXXXB	(R)
0000028н 00000029н	TMRLR0	XXXXXXXXB XXXXXXXXB	(W)
00000030н 00000031н	TMRLR1	XXXXXXXXB XXXXXXXXB	(W)
0000003Cн 0000003Dн	TMRLR2	XXXXXXXXB XXXXXXXXB	(W)
() :Access			
R/W :Readable an	d writable		
R :Read only W :Write only			
– :Unused			

7. Bit Search Module

The bit search module detects transitions of data (0 to 1/1 to 0) on the data written on the input registers and returns locations of the transitions.

• Block diagram



Register configuration

Address	bit 31	bit 16	bit 0	Initial value	
000003F0н 000003F1н 000003F2н 000003F3н		BSD0		XXXXXXXXB XXXXXXXXB XXXXXXXB XXXXXXXB XXXXXX	(W)
000003F4н 000003F5н 000003F6н 000003F7н		BSD1		XXXXXXXXB XXXXXXXB XXXXXXXB XXXXXXXB XXXXXX	(R/W)
000003F8н 000003F9н 000003FАн 000003FАн 000003FBн		BSDC		XXXXXXXXB XXXXXXXXB XXXXXXXB XXXXXXXB XXXXXX	(W)
000003FCн 000003FEн 000003FDн 000003FFн		BSRR		XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXB	(R)
R :Rea W :Writ	adable and writa ad only te only	able			
X :Inde	eterminate				

8. 10-bit A/D Converter (Successive Approximation Conversion Type)

The A/D converter is the module which converts an analog input voltage to a digital value, and it has following features.

- Minimum converting time: 5.6 μ s/ch. (system clock: 25 MHz)
- Inner sample and hold circuit
- Resolution: 10 bits
- Analog input can be selected from 4 channels by program.


Single convert mode: 1 channel is selected and converted.

Scan convert mode: Converting continuous channels. Maximum 4 channels are programmable.

Continuous convert mode: Converting the specified channel repeatedly.

Stop convert mode: After converting one channel then stop and wait till next activation synchronizing at the beginning of conversion can be performed.

- DMA transfer operation is available by interruption.
- Operating factor can be selected from the software, the external trigger (falling edge), and 16-bit reload timer (rising edge).
- Block diagram




Register configuration

Address	bit 15	bit 0	Initial value	
0000003Ан 0000003Вн	ADCS		0000000 0000000	(R/W)
00000038н 00000039н	ADCR		XX _в XXXXXXX	(R)
R/W :Re R :Re – :Un	cess adable and writable ad only used eterminate			

9. Interrupt Controller

The interrupt controller processes interrupt acknowledgments and arbitration between interrupts.

• Block diagram



- *1: DLYI stands for delayed interrupt module (delayed interrupt generation block) (refer to the section "11. Delayed Interrupt Module" for detail).
- *2: INT0 is a wake-up signal to clock control block in the sleep or stop status.
- *3: HLDCAN is a bus release request signal for bus masters other than CPU.
- *4: LEVEL4 to LEVEL0 are interrupt level outputs.
- *5: VCT5 to VCT0 are interrupt vector outputs.
- *6: IM is an interrupt mask signal.
- *7: RI00 to RI47 are interrupt request signals.

Register configuration

Address	hit 7	h :4 0	Initial value	Address	hit 7	hit O	
Address	bit 7	bit 0	initial value	Address	bit 7	bit 0	Initial value
00000400н	ICR	00	11111 в (R/W)	00000411н	ICF	R17	11111 в (R/W)
00000401 н	ICR	01	11111 в (R/W)	00000412н	ICF	R18	11111 в (R/W)
00000402н	ICR	02	11111 в (R/W)	00000413н	ICF	R19	11111 в (R/W)
00000403 н	ICR	03	11111 в (R/W)	00000414 н	ICF	R20	11111 в (R/W)
00000404 н	ICR	04	11111 в (R/W)	00000415 н	ICF	R21	11111 в (R/W)
00000405 н	ICR	05	11111 в (R/W)	00000416н	ICF	R22	11111 в (R/W)
00000406н	ICR	06	11111 в (R/W)	00000417 н	ICF	R23	11111 в (R/W)
00000407 н	ICR	07	11111 в (R/W)	00000418 н	ICF	R24	11111 в (R/W)
00000408H	ICR	08	11111 в (R/W)	00000419 н	ICF	R25	11111 в (R/W)
00000409н	ICR	09	11111 в (R/W)	0000041Ан	ICF	R26	11111 в (R/W)
0000040Ан	ICR	10	11111 в (R/W)	0000041Bн	ICF	R27	11111 в (R/W)
0000040Bн	ICR	11	11111 в (R/W)	0000041Cн	ICF	R28	11111 в (R/W)
0000040Cн	ICR	12	11111 в (R/W)	0000041Dн	ICF	R29	11111 в (R/W)
0000040Dн	ICR	13	11111 в (R/W)	0000041EH	ICF	R30	11111 в (R/W)
0000040Eн	ICR	14	11111 в (R/W)	0000041Fн	ICF	R31	11111 в (R/W)
0000040Fн	ICR	15	11111 в (R/W)	0000042Fн	ICF	R47	11111 в (R/W)
00000410н	ICR	16	11111 в (R/W)	00000431 н	HR	CL	11111 в (R/W)
				00000430н	DI	CR	0 в (R/W)
	ccess eadable an	d writable	9				

- :Unused


.01103

10. External Interrupt/NMI Control Block

The external interrupt/NMI control block controls external interrupt request signals input to NMI pin and INT0 to INT3 pins.

Detecting levels can be selected from "H", "L", rising edge and falling edge (not for NMI pin).

Block diagram



Register configuration

Address bit 15 b 00000095н 00000094н EIRR	t 8 bit 0 ENIR	Initial value 00000000 в (R/W) 00000000 в (R/W)
00000099н	ELVR	00000000 в (R/W)
() :Access R/W :Readable and writable		

11. Delayed Interrupt Module

Delayed interrupt module is a module which generates a interrupt for changing a task. By using this delayed interrupt module, an interrupt request to CPU can be generated/cancelled by the software.

Refer to the section "9. Interrupt Controller" for delayed interrupt module block diagram.

• Register configuration


Г

Address 00000430⊦	bit 7	DICR	bit 0	Initial value 0₀	(R/W)
():Acces R/W:Read – :Unuse	able and writable				


12. Clock Generation (Low-power consumption mechanism)

The clock control block is a module which undertakes the following functions.

- CPU clock generation (including gear function)
- Peripheral clock generation (including gear function)
- Reset generation and cause hold
- Standby function (including hardware standby)
- DMA request prohibit
- PLL (multiplier circuit) embedded
- Block diagram



• Register configuration



13. External Bus Interface

The external bus interface controls the interface between the device and the external memory and also the

external I/O, and has the following features.


- 25-bit (32 Mbytes) address output
- 6 independent banks owing to the chip select function.
 Can be set to anywhere on the logical address space for minimum unit 64 Kbytes.
 Total 32 Mbytes × 6 area setting is available by the address pin and the chip select pin.
- 8/16-bit bus width setting are available for every chip select area.
- Programmable automatic memory wait (Max for 7 cycles) can be inserted.
- DRAM interface support Three kinds of DRAM interface: Double CAS DRAM (normally DRAM I/F)

Single CAS DRAM Hyper DRAM


2 banks independent control (RAS, CAS, etc. control signals) DRAM select is available from 2CAS/1WE and 1CAS/2WE. Hi-speed page mode supported CBR/self refresh supported Programmable wave form

- Unused address/data pin can be used for I/O port.
- Little endian mode supported
- Clock doubler: Internal bus 50 MHz, external bus 25 MHz

• Block diagram



• Register configuration



ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Parameter		Symbol	Rat	ting	Unit	Remarks
	Farameter		Min	Max	Unit	Remarks
		Vcc5	Vss-0.3	Vss + 6.5	V	
Power supply	At 5 V power supply	Vcc3	_		V	
voltage		Vcc5	Vcc3-0.3	Vss + 6.5	V	*1
Ū.	At 3 V power supply	Vcc3	Vss-0.3	Vss + 3.6	V	*1
Analog supply	voltage	AVcc	Vss-0.3	Vss + 3.6	V	*2
Analog referen	ce voltage	AVRH	Vss-0.3	Vss + 3.6	V	*2
Analog pin inpu	ut voltage	VIA	Vss-0.3	AVcc + 0.3	V	
Input voltage		Vı	Vss-0.3	Vcc5+0.3	V	
Output voltage	Output voltage		Vss-0.3	Vcc5+0.3	V	
"L" level maxim	num output current	Iol	_	10	mA	*3
"L" level avera	ge output current	Iolav	_	4	mA	*4
"L" level maxim	num total output current	ΣΙοι	_	100	mA	
"L" level avera	ge total output current	ΣΙοιαν	_	50	mA	*5
"H" level maxin	num output current	Іон	_	-10	mA	*3
"H" level avera	ge output current	Іонач	—	-4	mA	*4
"H" level maxin	num total output current	ΣІон	—	-50	mA	
"H" level avera	ge total output current	ΣΙοήαν	_	-20	mA	*5
Power consum	ption	PD		500	mW	
Operating temp	perature	TA	-40	+70	°C	
Storage tempe	rature	Tstg	-55	+150	°C	

*1: Vcc5 must not be less than Vss – 0.3 V.

*2: Care must be taken that AVcc and AVRH do not exceed Vcc5 + 0.3 V and Vss + 3.6 V. Also care must be taken that AVRH does not exceed AVcc.

*3: Maximum output current is a peak current value measured at a corresponding pin.

*4: Average output current is an average current for a 100 ms period at a corresponding pin.

*5: Average total output current is an average current for a 100 ms period for all corresponding pins.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(1) At 5 V operation (4.5 V to 5.5 V)

(Vss = AVss = 0.0 V)

Parameter	Symbol Value		Unit	Remarks	
Farameter	Symbol	Min	Max	Onit	Reillarks
	Vcc5	4.5	5.5	V	Normal operation
Power supply voltage	Vcc5	*1	*1	V	Retaining the RAM state in stop mode
	Vcc3	—		V	*2
Analog supply voltage	AVcc	Vss + 2.7	Vss + 3.6	V	
Analog reference voltage	AVRH	Vss – 0.3	AVcc	V	
Operating temperature	TA	-40	+70	°C	
Smoothing capacitor	Cs	0.1	1.0	μF	Vcc3 pin, *3

*1: At Vcc5, the RAM state holding is not warranted in stop mode.

*2: Vcc3 is used for the bypass capacitor pin.


*3: Use the ceramic capacitor or the capacitor whose frequency characteristic is equivalent to that of the ceramic capacitor.


And select the larger capacity bypass capacitor to connect to the power supply (Vcc5) than Cs.

(2) At 3 V operation (2.7 V to 3.6 V)

(Vss = AVss = 0.0 V)Value Parameter Symbol Unit Remarks Min Max 2.7 V Vcc5 3.6 Normal operation Retaining the RAM state in Power supply voltage Vcc5 2.7 3.6 V stop mode * Vcc3 V 2.7 3.6 Vss + 2.7 AVcc Vss + 3.6 V Analog power supply voltage Analog reference voltage AVRH AVss AVcc V -40 +70 °C Operating temperature ΤA

*: Connect to Vcc5 for the power supply pin.





WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

_			$(V_{cc}5 = V_{cc}3 = 2.7 V tc$		Value			
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	Vін	Input pin ex- cept for hyster- esis input		0.65 imes Vcc3	_	Vcc5 + 0.3	V	*
"H" level input voltage	Vінs	HST, NMI, RST, PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7		0.8 imes Vcc3	_	Vcc5 + 0.3	V	Hysteresis input *
	Vı∟	Input other than following sym- bols		Vss-0.3	_	0.25×Vcc3	V	*
"L" level input voltage	Vils	HST, NMI, RST, PA1 to PA6, PB0 to PB7, PE0 to PE7, PF0 to PF7		Vss – 0.3	_	0.2 imes Vcc3	V	Hysteresis input *
	D16 to D31, A00 to A24,	A00 to A24,	Vcc5 = 4.5 V Іон = – 4.0 mA	Vcc5-0.5				
"H" level output voltage	Vон	P60 to P67, P80 to P82, P85, PA1 to PA6, PB0 to PB7, PE0 to PE7, <u>PF0 to PF7</u> CS0, WR0	Vcc5 = Vcc3 = 2.7 V Іон = – 4.0 mA	Vcc5-0.8	_		V	
		D16 to D31, A00 to A24,	Vcc5 = 4.5 V Io∟ = 4.0 mA	—		0.4		
"L" level output voltage	Vol	P60 to P67, P80 to P82, P85, PA1 to PA6, PB0 to PB7, PE0 to PE7, <u>PF0 to PF7</u> CS0, WR0	Vcc5 = Vcc3 = 2.7 V Io∟ = 4.0 mA	_	_	0.6	v v v	
		D16 to D31, A00 to A23,	Vcc5 = 5.5 V 0.45 V < VI < Vcc	-5	_	+5		
Input leakage current (High-Z output leakage current)	P80 to P82, P85, PA1 to PA6,		Vcc5 = Vcc3 = 3.6 V 0.45 V < Vı < Vcc	-5	_	+5	μA	

 $(V_{\rm Cc}5=5.0~V~\pm10\%,~V_{\rm SS}=AV_{\rm SS}=0.0~V,~T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)$ (Vcc5 = Vcc3 = 2.7 V to 3.6 V, Vss = AVss = 0.0 V, T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)

(Continued)

(Continued)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
raiameter	Symbol			Min	Тур	Max	Unit	Rellidiks
Pull-up resistance	Rpull	RST	Vcc5 = 5.5 V Vi = 0.45 V	25	50	100	– kΩ	
	RPULL		Vcc5 = Vcc3 = 3.6 V Vi = 0.45 V	60	125	250		
	lcc	Vcc5, Vcc3	Fc = 12.5 MHz Vcc5 = 5.5 V	_	75	100	– mA	(4 multipli- cation) Operation at 50 MHz
			Fc = 12.5 MHz Vcc5 = Vcc3 = 3.6 V	_	75	100		
Power supply Ic current			Fc = 12.5 MHz Vcc5 = 5.5 V	_	40	60	— mA	Sleep mode
	Iccs	Vcc5, Vcc3	Fc = 12.5 MHz Vcc5 = Vcc3 = 3.6 V	_	40	60		
		Vcc5, Vcc3	T _A = +25°C Vcc5 = 5.5 V	_	10	100		Stop mode
	Іссн		T _A = +25°C Vcc5 = Vcc3 = 3.6 V	_	10	100	– μA Stop mo	
Input capacitance	Cin	Except for Vcc5, Vcc3, AVcc, AVss, Vss	_	_	10	_	pF	


*: Vcc3 = 3.3 ±0.2 V (internal regulator output voltage) when using 5 V power supply, Vcc3 = power supply voltage when using 3 V power supply (internal regulator unused).

4. AC Characteristics

Measurement Conditions


• Vcc5 = 5.0 V ±10%

Parameter	Symbol		Value	Unit	Remarks	
Falameter		Min	Тур	Max	Unit	itema ka
"H" level input voltage	Vін	_	2.4		V	
"L" level input voltage	VIL	—	0.8	—	V	
"H" level output voltage	Vон	—	2.4	—	V	
"L" level output voltage	Vol	—	0.8	—	V	





• Vcc5 = Vcc3 = 2.7 V to 3.6 V

Parameter	Symbol		Value	Unit	Remarks	
Falameter		Min	Тур	Max	Onit	itema ka
"H" level input voltage	Vih		$1/2 \times Vcc3$		V	
"L" level input voltage	VIL	_	$1/2 \times Vcc3$		V	
"H" level output voltage	Vон	_	$1/2 \times Vcc3$		V	
"L" level output voltage	Vol		$1/2 \times Vcc3$		V	



• Load conditions





• Load capacitance - Delay characteristics (Output delay with reference to the internal)


(1) Clock Timing Rating

		(Vcc5 =	Vcc3 = 2.7 V to 3.6 V	/, Vss = AV	'ss = 0.0 V	, T _A = −4	40°C to +70°C)
Deremeter	Symbol	Pin	Condition	Value		Unit	Remarks
Parameter	Symbol	name	Condition	Min	Max	Unit	Remarks
	fc	X0, X1	When using PLL	10	12.5	MHz	
Clock frequency	fc	X0, X1	Self-oscillation (divide-by-2 input)	10	25	MHz	
	fc	X0, X1	External clock (divide-by-2 input)	10	25	MHz	
Clock avala tima	tc	X0, X1	When using PLL	80	100	ns	
Clock cycle time	tc	X0, X1		40	100	ns	
Input clock pulse width	Р _{WH} , Р _{WL}	X0, X1		25		ns	Input to X0 only, when using 5 V power supply
	Р _{WH} , Pw∟	X0, X1		10	_	ns	Input to X0, X1
Input clock rising/falling time	tcr, tcf	X0, X1	-	_	8	ns	(tcr + tcf)
	fср	—	CPU system	0.625*1	50	MHz	
Internal operating clock frequency	fсрв	—	Bus system	0.625*1	25* ²	MHz	
	f CPP	—	Peripheral system	0.625*1	25	MHz	
	t CP	—	CPU system	20	1600*1	ns	
Internal operating clock cycle time	tсрв	—	Bus system	40*2	1600* ¹	ns	
	t CPP	—	Peripheral system	40	1600* ¹	ns	

 $(V_{CC5} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{CC5} = V_{CC3} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$

*1: These values are for a minimum clock of 10 MHz input to X0, a divide-by-2 system of the source oscillation and a 1/8 gear.

*2: Values when using the doubler and CPU operation at 50 MHz.



(2) Clock Output Timing

 $(Vcc5 = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40^{\circ}C to +70^{\circ}C)$ $(Vcc5 = Vcc3 = 2.7 V to 3.6 V, Vss = AVss = 0.0 V, T_A = -40^{\circ}C to +70^{\circ}C)$

Deremeter	Symbol	Pin name	Condition	Va	Unit	Remarks	
Parameter				Min	Max	Unit	Neillai NS
	tcyc	CLK		t _{CP}	_	ns	*1
Cycle time	tcyc	CLK	Using the doubler	tсрв	_	ns	
$CLK \uparrow \to CLK \downarrow$	tcHc∟	CLK		$1/2 \times t_{CYC} - 10$	1/2 × tcyc + 10	ns	*2
$CLK \downarrow \to CLK \uparrow$	tclch	CLK	—	$1/2 \times t_{CYC} - 10$	1/2 × tcyc + 10	ns	*3

tcp, tcpb (internal operating clock cycle time): Refer to "(1) Clock Timing Rating."

*1: torc is a frequency for 1 clock cycle including a gear cycle. Use the doubler when CPU frequency is above 25 MHz.

*2: Rating at a gear cycle of \times 1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equations with 1/2, 1/4, 1/8, respectively.

 $\begin{array}{l} \mbox{Min} & : (1-n/2) \times t\mbox{cyc} - 10 \\ \mbox{Max} & : (1-n/2) \times t\mbox{cyc} + 10 \\ \end{array}$

Select a gear cycle of \times 1 when using the doubler.


*3: Rating at a gear cycle of \times 1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equations with 1/2, 1/4, 1/8, respectively.

Min : $n/2 \times t_{CYC} - 10$


Max : $n/2 \times t_{CYC} + 10$


Select a gear cycle of \times 1 when using the doubler.



The relation between the input waveform of source oscillation and the output waveform of CLK pin for configured by CHC/CCK1/CCK0 settings of GCR (gear control register) is as follows:

However, in this chart source oscillation input means X0 input clock.





Oscillation frequency	Madal	Load capacitance	Power supply voltage Vcc5 [V]		
[MHz]	Model	C1 = C2 [pF]			
	CSA	30	2.0 to 5.5		
5.00 to 6.30	CST	(30)	- 2.9 to 5.5		
5.00 10 0.30	CSA	30	- 2.7 to 5.5		
	CST	(30)	- 2.7 10 5.5		
	CSA	30	- 2.9 to 5.5		
6.31 to 10.0	CST	(30)	- 2.910 5.5		
	CSA	30	- 2.7 to 5.5		
	CST	(30)	- 2.7 10 5.5		
	CSA	30	- 3.0 to 5.5		
10 1 to 12 0	CST	(30)	- 5.0 10 5.5		
10.1 to 13.0	CSA	30			
	CST	(30)	- 2.9 to 5.5		
13.01 to 15.00	CSA	15	2 2 to 5 5		
13.01 10 13.00	CST	(15)	- 3.2 to 5.5		


(): C1 and C2 internally connected 3 contacts type.

(3) Reset/Hardware Standby Input Ratings

 $(V_{cc}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{cc}5 = V_{cc}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$

Parameter	Symbol	Symbol Pin name C			lue	Unit	Remarks
Parameter	Symbol Fin name	Condition	Min	Max		IVEIII al KS	
Reset input time	t rstl	RST		$t_{\text{CP}} imes 5$	—	ns	
Hardware standby input time	t HSTL	HST		$t_{\text{CP}} imes 5$		ns	

tcp (internal operating clock cycle time): Refer to "(1) Clock Timing Rating."




(4) Power on Supply Specifications (Power-on Reset)

(),		()	$V_{cc5} = 5.0 \text{ V} \pm 10$ c3 = 2.7 V to 3.6				,
Devenuetor	Symbol	Pin name	Condition	Va	lue	11	Remarks
Parameter	Symbol F		Condition	Min	Max	Unit	Rellidiks
	t R	Vcc	Vcc = 5.0 V	50	—	μs	*
Dowor oupply rising time	t R	Vcc	vcc = 5.0 v	_	30	ms	*
Power supply rising time	t _R	Vcc	Vcc = 3.0/3.3 V	50	—	μs	*
	t _R	Vcc	$v_{CC} = 3.0/3.3 v$	_	18	ms	*
Power supply shut off time	toff	Vcc		1		ms	Repeated operations

tc (clock cycle time): Refer to "(1) Clock Timing Rating."

*: Vcc < 0.2 V before the power supply rising



(5) Normal Bus Access Read/Write Operation

	1	(VCC5 = VCC3)	$= 2.7 \times 10 3.0$	o v, vss = A	$v_{\rm SS} = 0.0 v$, IA = -	-40° C to $+70^{\circ}$ C)
Parameter	Symbol	Pin name	Condition	Va	ue	Unit	Remarks
Farameter	Symbol	Fill hame	Condition	Min	Max	Unit	Remarks
$\overline{\text{CS0}}$ to $\overline{\text{CS5}}$ delay time	t cHcs∟	$\frac{\text{CLK}}{\text{CS0}} \text{ to } \overline{\text{CS5}}$		—	15	ns	
	tснсsн	$\frac{\text{CLK}}{\text{CS0}} \text{ to } \overline{\text{CS5}}$		—	15	ns	
Address delay time	t снаv	CLK, A24 to A00		—	15	ns	
Data delay time	t CHDV	CLK, D31 to D16		—	15	ns	
DD dolov time	tclrl	CLK, RD		_	6	ns	
RD delay time	t clrh	CLK, RD		_	6	ns	
WR0, WR1 delay time	tclwL	CLK, WR0, WR1		_	6	ns	
	tсьwн	CLK, WR0, WR1	-	_	6	ns	
Valid address \rightarrow valid data input time	tavdv	A24 to A00, D31 to D16	-	_	3/2 × tcyc - 25	ns	*1 *2
$\overline{RD} \downarrow \rightarrow valid data input time$	t rldv	RD, D31 to D16	-	_	tcyc – 10	ns	*1
Data set up $\rightarrow \overline{RD} \uparrow$ time	t dsrh	RD, D31 to D16		10	—	ns	
$\overline{RD} \uparrow \rightarrow data hold time$	t RHDX	RD, D31 to D16		0	_	ns	

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$


tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

*1:When bus timing is delayed by automatic wait insertion or RDY input, add (teve × extended cycle number for delay) to this rating.

*2: Rating at a gear cycle of \times 1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equation with 1/2, 1/4, 1/8, respectively.


Equation: $(2 - n/2) \times t_{CYC} - 25$



(6) Ready Input Timing

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Falameter	Symbol		Condition	Min	Max	Unit	ITEIIIdi KS
RDY set up time \rightarrow CLK \downarrow	trdys	RDY, CLK		15	—	ns	
$CLK \downarrow \rightarrow RDY$ hold time	t rdyh	RDY, CLK		0	—	ns	




(7) Hold Timing

		(Vcc5 = Vc	c3 = 2.7 V tc	3.6 V, Vss	= AVss = 0.0	ο V, Ta	$= -40^{\circ}C$ to $+70^{\circ}C$)
Parameter	Symbol	Din namo	Condition	Va	lue	Unit	Remarks
Farameter	Symbol		Condition	Min	Max	Unit	Relliarks
BGRNT delay time	t CHBGL	CLK, BGRNT		—	6	ns	
DORNT delay unle	tснвдн	CLK, BGRNT		—	6	ns	
Pin floating $\rightarrow \overline{\text{BGRNT}} \downarrow \text{time}$	t xhal	BGRNT		tcyc – 10	tcyc + 10	ns	
$\overline{BGRNT} \uparrow \rightarrow pin valid time$	tнанv	BGRNT		tcvc – 10	tcyc + 10	ns	

 $(Vcc5 = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40^{\circ}C \text{ to } +70^{\circ}C)$

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

Note : There is a delay time of more than 1 cycle from BRQ input to $\overline{\text{BGRNT}}$ change.



(8) Normal DRAM Mode Read/Write Cycle

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	Finnanie	Condition	Min	Max	Unit	Reinarks
RAS delay time	t clrah	CLK, RAS0, RAS1		_	6	ns	
RAS delay line	t CHRAL	CLK, RAS0, RAS1		_	6	ns	
CAS delay time	t CLCASL	CLK, CS0H, CS0L, CS1H, CS1L		_	6	ns	
CAS delay time	t CLCASH	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
ROW address delay time	t CHRAV	CLK, A24 to A00		—	15	ns	
COLUMN address delay time	t снсаv	CLK, A24 to A00		—	15	ns	
DW delay time	t CHDWL	CLK, DW0, DW1			15	ns	
	t сноwн	CLK, DW0, DW1		_	15	ns	
Output data delay time	tchdv1	CLK, D31 to D16		_	15	ns	
$RAS \downarrow \rightarrow valid \ data \ input \\ time$	t RLDV	RAS0, RAS1, D31 to D16		—	5/2×tcyc - 16	ns	*1 *2
$CAS \downarrow \rightarrow valid data input time$	tCLDV	CS0H, CS0L, CS1H, CS1L, D31 to D16		_	tcyc - 17	ns	*1
CAS $\uparrow \rightarrow$ data hold time	t садн	CS0H, CS0L, CS1H, CS1L, D31 to D16		0	_	ns	

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$


tcrc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

*1: When Q1 cycle or Q4 cycle is extended for 1 cycle, add toyc time to this rating.

*2: Rating at a gear cycle of \times 1.

When a gear cycle of 1/2, 1/4, 1/8 is selected, substitute "n" in the following equation with 1/2, 1/4, 1/8, respectively.

Equation: $(3 - n/2) \times t_{CYC} - 16$




(9) Normal DRAM Mode Fast Page Read/Write Cycle $(V_{cc}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$

		(Vcc5 = Vcc3 = 2.7)	V to 3.6 V, V	'ss = AVss	= 0.0 V, T	× = −40	0°C to +70°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	Fiii liailie	Condition	Min	Max	Unit	Remarks
RAS delay time	t clrah	CLK, RAS0, RAS1		—	6	ns	
	t CLCASL	CLK, CS0H, CS0L, CS1H, CS1L		_	6	ns	
CAS delay time	t CLCASH	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
COLUMN address delay time	t снсаv	CLK, A24 to A00		—	15	ns	
DW delay time	t сноwн	CLK, DW0, DW1			15	ns	
Output data delay time	tchdv1	CLK, D31 to D16		_	15	ns	
$\begin{array}{l} CAS \downarrow \rightarrow valid \ data \ input \\ time \end{array}$	tcldv	CS0H, CS0L, CS1H, CS1L,D31 to D16		—	tcvc - 17	ns	*
CAS $\uparrow \rightarrow$ data hold time	t садн	CS0H, CS0L, CS1H, CS1L, D31 to D16		0		ns	

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."

*: When Q4 cycle is extended for 1 cycle, add toyc time to this rating.




(10) Single DRAM Timing

Value Parameter Symbol Pin name Condition Unit Remarks Min Max CLK, RAS0, RAS1 6 tclrah2 ____ ns RAS delay time CLK, RAS0, RAS1 6 tCHRAL2 ns CLK, CS0H, CS0L, $n/2 \times t_{CYC}$ tCHCASL2 ns ____ CS1H, CS1L CAS delay time CLK, CS0H, CS0L, tchcash2 6 ns ____ CS1H, CS1L CLK. ROW address delay time 15 tCHRAV2 ns ____ A24 to A00 CLK. COLUMN address delay tCHCAV2 15 ____ ns A24 to A00 time CLK, DW0, DW1 15 tCHDWL2 ns ____ DW delay time CLK, DW0, DW1 15 tchdwh2 ns ____ CLK. Output data delay time tCHDV2 15 ns D31 to D16 CS0H, CS0L, CS1H, CAS $\downarrow \rightarrow$ Valid data input $(1 - n/2) \times$ tCLDV2 ns time CS1L, D31 to D16 tcyc - 17 CS0H, CS0L, CS1H, CAS $\uparrow \rightarrow$ data hold time tCADH2 0 ____ ns CS1L, D31 to D16

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$

tcvc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."




(11) Hyper DRAM Timing

Value Parameter Symbol Pin name Condition Unit Remarks Min Max CLK, RAS0, RAS1 6 **t**CLRAH3 ____ ns RAS delay time CLK, RAS0, RAS1 6 tCHRAL3 ns ____ CLK, CS0H, CS0L, ____ tchcasl3 $n/2 \times t_{CYC}$ ns CS1H, CS1L CAS delay time CLK, CS0H, CS0L, 6 **t**снсаянз ns ____ CS1H, CS1L CLK. ROW address delay time 15 tchrav3 ns ____ A24 to A00 COLUMN address delay CLK. **t**СНСАV3 15 ns ____ A24 to A00 time CLK, RD 15 tCHRL3 ns ____ RD delay time CLK, RD **t**СНRH3 15 ns ____ CLK. RD t_{CLRL3} 15 ns _ CLK, DW0, DW1 tchdwl3 15 ns ____ DW delay time CLK, DW0, DW1 15 tсноwнз ns ____ CLK, Output data delay time 15 tchdv3 ns ____ D31 to D16 CAS $\downarrow \rightarrow$ valid data input CS0H, CS0L, CS1H, tcldv3 tcyc – 17 ns ____ CS1L, D31 to D16 time CS0H, CS0L, CS1H, CAS $\downarrow \rightarrow$ data hold time 0 tcadh3 ____ ns CS1L, D31 to D16

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$


tcvc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."



(12) CBR Refresh

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$


Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	Symbol Fin hame		Min	Max	Unit	
RAS delay time	t clrah	CLK, RAS0, RAS1		_	6	ns	
RAS delay time	t CHRAL	CLK, RAS0, RAS1		—	6	ns	
CAS delay time	t CLCASL	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	
	t clcash	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	



(13) Self Refresh

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Fin name	Condition	Min	Max	Unit	
RAS delay time	t clrah	CLK, RAS0, RAS1			6	ns	
RAS delay line	t CHRAL	CLK, RAS0, RAS1			6	ns	
CAS delay time	t CLCASL	CLK, CS0H, CS0L, CS1H, CS1L	_	_	6	ns	
	t clcash	CLK, CS0H, CS0L, CS1H, CS1L		—	6	ns	




(14) UART Timing

	i	$(v_{CC}) = v_{CC} = 2.7 v_{10} = 3.0 v, v_{SS} = Av_{SS} = 0.0 v,$					
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Faiametei	Symbol		Condition	Min	Max	Unit	Nemarks
Serial clock cycle time	tscyc			$8 \times t_{CYCP}$		ns	
$SCLK \downarrow \to SCLK \uparrow$	t sclch	_		$4 \times t_{CYCP} - 10$	$4 \times t_{CYCP}$ +10	ns	
$SCLK \uparrow \to SCLK \downarrow$	t SCHCL	_	Internal	$4 \times t_{CYCP} - 10$	$4 \times t_{CYCP}$ +10	ns	
SCLK $\downarrow \rightarrow$ SOUT delay time	tslov	_	shift clock	-80	+80	ns	
Valid SIN \rightarrow SCLK \uparrow	tıvsн	_	mode	100	_	ns	
SCLK $\uparrow \rightarrow$ valid SIN hold time	tsнıx	_		60	_	ns	
Serial clock "H" pulse width	t shsl	_		4 imes tCYCP	_	ns	
Serial clock "L" pulse width	t slsh	_		$4 imes t_{CYCP}$	_	ns	
SCLK $\downarrow \rightarrow$ SOUT delay time	tslov	_	External shift clock	_	150	ns	
Valid SIN \rightarrow SCLK \uparrow	tıvsн	_	mode	60	—	ns	
SCLK $\uparrow \rightarrow$ valid SIN hold time	tsнıx	—		60	_	ns	

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$

tcycp: A cycle time of peripheral system clock

Note : This rating is for AC characteristics in CLK synchronous mode.




(15) Trigger System Input Timing

$(V_{\rm CC}5=5.0~V\pm10\%,~V_{\rm SS}=AV_{\rm SS}=0.0~V,~T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)$ $(V_{\rm CC}5=V_{\rm CC}3=2.7~V~to~3.6~V,~V_{\rm SS}=AV_{\rm SS}=0.0~V,~T_{\rm A}=-40^{\circ}C~to~+70^{\circ}C)$

Parameter	Symbol Pin name		Condition	Value		Unit	Remarks
Farameter	Symbol	i in name	Condition	Min	Max	Unit	Kemarks
A/D start trigger input time	tтrgн, ttrgl	ATG		5 imes tcycp	—	ns	
PWM external trigger input time	tтrgн, ttrgl	TRG0 to TRG3		5 imes tсуср		ns	

tcycp: A cycle time of peripheral system clock




(16) DMA Controller Timing

Demonster	Cumb al	Din nome	Condition	Va	lue	11	Demerke
Parameter	Symbol	Pin name	Condition	Min	Max	Unit	Remarks
DREQ input pulse width	t DRWH	DREQ0 to DREQ2		$2 \times t$ cyc	_	ns	
DACK delay time	tcldl	CLK, DACK0 to DACK2		_	6	ns	
Normal bus) Normal DRAM) t _{CLDH}	tсldн	CLK, DACK0 to DACK2			6	ns	
EOP delay time	t CLEL	CLK, EOP0 to EOP2			6	ns	
(Normal bus) (Normal DRAM)	tсleн	CLK, EOP0 to EOP2			6	ns	
DACK delay time (Single DRAM)	t CHDL	CLK, DACK0 to DACK2			$n/2 \times t_{CYC}$	ns	
(Hyper DRAM)	tснрн	CLK, DACK0 to DACK2		_	6	ns	
EOP delay time (Single DRAM)	t CHEL	CLK, EOP0 to EOP2		_	$n/2 \times t_{CYC}$	ns	
(Hyper DRAM)	tснен	CLK, EOP0 to EOP2		_	6	ns	

 $(V_{CC}5 = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$ $(V_{CC}5 = V_{CC}3 = 2.7 \text{ V} \text{ to } 3.6 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$

tcyc (a cycle time of peripheral system clock): Refer to "(2) Clock Output Timing."



5. A/D Converter Block Electrical Characteristics

$(AV_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ AV}_{SS} = 0.0 \text{ V}, \text{ AVRH} = 2.7 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +70^{\circ}\text{C})$							
Parameter	Symbol	Pin name	Value			Unit	
			Min	Тур	Мах		
Resolution	—	—	—	10	10	bit	
Total error	—	—	_	—	±4.0	LSB	
Linearity error	—	—	_	—	±3.5	LSB	
Differentiation linearity error	—	—	—	—	±2.0	LSB	
Zero transition voltage	Vот	AN0 to AN3	-1.5	+0.5	+2.5	LSB	
Full-scale transition voltage	VFST	AN0 to AN3	AVRH – 4.5	AVRH – 1.5	AVRH + 0.5	LSB	
Conversion time	—	—	5.6 * ¹	—	_	μs	
Analog port input current	AIN	AN0 to AN3	—	0.1	10	μΑ	
Analog input voltage	VAIN	AN0 to AN3	AVss	—	AVRH	V	
Reference voltage	—	AVRH	AVss	—	AVcc	V	
Power supply current	la	AVcc	_	4	—	mA	
	Іан	AVcc	_	—	5 * ²	μΑ	
Peference veltage supply surrent	IR	AVRH	—	200	—	μΑ	
Reference voltage supply current	IRH	AVRH	—	—	5 * ²	μA	
Conversion variance between channels	—	AN0 to AN3	_	—	4	LSB	

0


4000 to . 7000)

*1: AVcc = 2.7 V to 3.6 V

*2 Current value for A/D converters not in operation, CPU stop mode (Vcc = AVcc = AVRH = 3.6 V)

Notes: • As the absolute value of AVRH decreases, relative error increases.

 Output impedance of external circuit of analog input under following conditions; Output impedance of external circuit < 10 kΩ.
 If output impedance of external circuit is too high, analog voltage sampling time may be too short for accurate sampling (sampling time is 5.6 µs for a machine clock of 25 MHz).



6. A/D Converter Glossary


Resolution

The smallest change in analog voltage detected by A/D converter.

Linearity error


A deviation of actual conversion characteristic from a line connecting the zero-traction point (between "00 0000 0000" \leftrightarrow "00 0000 0001") to the full-scale transition point (between "11 1111 1110" \leftrightarrow "11 1111 1111").

• Differential linearity error A deviation of a step voltage for changing the LSB of output code from ideal input voltage.




• Total error

A difference between actual value and theoretical value. The overall error includes zero-transition error, full-scale transition error and linearity error.




■ REFERENCE DATA

(1) Operating frequency vs. Icc characteristics




(2) Vcc vs. Icc characteristics



ORDERING INFORMATION


Part number	Package	Remarks
MB91101APFV	100-pin Plastic LQFP (FPT-100P-M05)	
MB91101APF	100-pin Plastic QFP (FPT-100P-M06)	



PACKAGE DIMENSIONS

(Continued)

(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0310 © FUJITSU LIMITED Printed in Japan